

FBE-ASIC
GmbH



Meet quality, cost and schedule in verification

-


Automated verification environments for SOC families

- Introduction – Motivation
- SOC – families today
- What is normally verified ?
- What needs to be verified ?
- How long does it need to get the device verified ?
- Can it be automated ?
- What needs to be considered ?
- The end

- More than 50 % of complex ICs need at least one redesign caused by functional errors.
- Verification closure is often not predictable.
- Verification time consumes already more than 50% of the design time
- Technology and design keeping pace with Moore's Law (doubling the possible complexity within 2 years) – Verification still falls behind.
- Verification (and also system engineering) doesn't scale linearly but exponentially

Example Microcontroller

- Infineon - 8bit > 25 devices
- Infineon - 16bit > 120 devices
- Infineon - 32bit > 16 devices
- Atmel - 8bit > 50 devices
- Atmel - 32bit > 15 devices
- Freescale - 8bit > 30 devices
- Freescale - 32bit > 50 devices




What are the main differentiators between these devices ?

- The processor-kernel – rarely
- Memories – sometimes
- Peripherals – always
- I/O-Pads - always


What is normally verified ?

- Processor-kernel using functional pattern from processor-development or using integration tests
- Bussystems using integration tests and bus-monitors
- Peripherals using functional pattern from IP development or so called integration tests for single IPs




What needs to be verified ?

- The performance of the complete system (response times etc.)
- Connectivity between processor kernel and peripherals
- Connectivity between peripherals and I/O-MUX
- Connectivity between I/O-MUX and I/Os
- The I/O-MUX




How long does it need to get the device verified ?

- Testplan generation
- Testbench generation
- Test generation
- Simulation / Emulation runtime
- Test + Coverage postprocessing




How long does it need to get the device verified ?

- Testplan generation >> 2 weeks
 - Testbench generation >> 1 .. 12 month
 - Test generation >> 1 .. 4 month
 - Simulation / Emulation runtime >> 1 week .. 1 month .. XX years
 - Test + Coverage postprocessing >> 1 week
-
- SUM >> 3 month .. XX years



Can it be automated ?

- Testplan generation >> difficult
- Testbench generation >> yes
- Test generation >> yes
- Simulation / Emulation runtime >> yes, but no big gain
- Test + Coverage postprocessing >> yes



Can it be automated ? - What are the benefits ?


- | | | |
|----------------------------------|-------------------------|--------------------------|
| • Testplan generation | >> difficult | >> 0 days |
| • Testbench generation | >> yes | >> 1/2 day |
| • Test generation | >> yes | >> 1/2 day |
| • Simulation / Emulation runtime | >> yes, but no big gain | >> 1 week ... some years |
| • Test + Coverage postprocessing | >> yes | >> 1/2 day |

SUM

2 weeks .. XX years


Other benefits for derivatives

- No errors from testbench and test development
- Meets schedule and cost targets
- Integrates into new SOC design automation methodes based on SPIRIT standardization




What needs to be considered on management side ?

- Machine readable design specification (tables or IP-XACT compliant)
 - for IPs inside the DUT
 - for IP-interfaces
 - for the port-multiplexer
- Machine readable test specification (tables or EDA-tools like CDN-VMManager)
- Machine readable coverage specification (tables or EDA-tools like CDN-VMManager)
- Without standardization – Automation is impossible
 - Reuse attempts of non standardized legacy testbenches and tests may fail
 - Verification management needs to set and supervise clear rules for Verification-IP design and testbuilding



What needs to be considered technically ?

- Well defined Verification-IP architecture based on common classes for interfaces, reports and initialization.
- Verification-IPs, test functions and firmware drivers need to be self contained to allow automated testbench and test assembly.
- Try to minimize verification runtime
 - by using shortest functional testcases.
 - by using simulation models which drive and observe pins for exclusive connectivity-tests
 - Automatically replace IPs with simulation models when necessary.
- When automatic replacement of IPs is needed >> Well defined IP-infrastructure is mandatory
- Firmware needs to be update too >> Elaboration needs to report function base addresses



Post Addresses:

FBE-ASIC GmbH
Eiselenweg 8
D-12555 Berlin

FBE-ASIC GmbH
Donnersbergweg 1
D-67059 Ludwigshafen am Rhein

Electronic Contact:

Dipl.-Ing. Frank Eckardt
Tel: +49-(0)172 -3859503
Email: eckardt@fbe-asic.com

Dr. W. Fallot-Burghardt
Tel: +49-(0)172 - 4912470
+41-(0)621-5953-230
Email: fallot@fbe-asic.com

Fax: +49-(0)621-5953-235
Web: www.fbe-asic.com